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This paper describes the design of the Axon host-network interface architecture, and 
performance factors determining its design. The Axon project is investigating an integrated 
design of the host architecture, operating systems, and communications protocols to allow 
applications to utilise the high bandwidth provided by the next generation of communications 
networks. The Axon host architecture and network interface is designed to provide a path 
directly between the network interface with direct access to host memory, capable of delivering 
bandwidth in excess of 1 Gbps to applications. This provide the ability to support demanding 
applications such as scientific visualisation and imaging. 
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